A 0.6pJ/b 3Gb/s/ch transceiver in 0.18 µm CMOS for 10mm on-chip interconnects

نویسندگان

  • Joonsung Bae
  • Joo-Young Kim
  • Hoi-Jun Yoo
چکیده

This paper presents a high speed and low energy transceiver for 10mm long minimum width on-chip global interconnects. To improve the link bandwidth, the transmitter employs a capacitive-resistive pre-emphasis technique and the receiver employs the AC-coupled Resistive Feedback Inverter (RFI) de-emphasis technique. Exploiting two emphasis techniques, the proposed interconnect achieves 1.26GHz bandwidth which is 20 times improved compared to conventional link. As a result, it achieves error-free 3Gb/s data rate and consumes less than 0.6pJ/b during transmission by using low-swing and pulse signaling. The test chip is designed using 1.8V 0.18 m 6M CMOS technology.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Power Efficient 2Gb/s Transceiver in 90nm CMOS for 10mm On-Chip Interconnect

Global on-chip data communication is becoming a concern as the gap between transistor speed and interconnect bandwidth increases with CMOS process scaling. In this paper a low-swing transceiver for 10mm long 0.54μm wide on-chip interconnect is presented, which achieves a similar data rate as previous designs (a few Gb/s), but at much lower power than recently published work. Both low static pow...

متن کامل

A Low-Overhead and Low-Power RF Transceiver for Short-Distance On- and Off-Chip Interconnects

One of the most difficult problems that remains to be solved in wire interconnect architectures is the achievement of lower latency and higher concurrency on a shared bus or link without increasing the power and circuit overhead. Novel improvements in short distance onand off-chip interconnects can be provided by using a multi-band RF interconnect (RF-I) system. Unlike the conventional currento...

متن کامل

Transceiver in 90 nm CMOS for 10 mm On - Chip Interconnects

The bandwidth of global on-chip interconnects in modern CMOS processes is limited by their high resistance and capacitance [1]. Repeaters that are used to speed up these interconnects consume a considerable amount of power [2] and area. Recently published techniques [1-4] increase the achievable data rate at the cost of high static power consumption, leading to relatively high energy per bit fo...

متن کامل

Design of Low-Noise, Low-Power 10-GHz VCO Using 0.18-µm CMOS Technology

Owing to the extent of multimedia data transmission, the demand for large-capacity communication systems has increased drastically. In order to meet this demand, highspeed time-division multiplex (TDM) systems have been developed thus far [1]–[3]. Several component ICs using various high-speed devices such as HBTs based on SiGe [1] and compound semiconductor devices [2] have been studied for po...

متن کامل

Equalized on-chip interconnect: modeling, analysis, and design

This thesis work explores the use of equalization techniques to improve throughput and reduce power consumption of on-chip interconnect. A theoretical model for an equalized on-chip interconnect is first suggested to provide mathematical formulation for the link behavior. Based on the model, a fast-design space exploration methodology is demonstrated to search for the optimal link design parame...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008